U
Associate III - VLSI DFT Engineer
Accepting applicationsUST · Bengaluru, Karnataka, India
Full-Time Entry ATPGDFTJTAGMixed SignalVLSI
Estimated market salary
₹9-16 LPA
This is a SiliconBoard market estimate, not an employer-posted salary.
Posted
15 Jun
Category
Test
Experience
Entry
Country
India
Role Description
Key requirements include:
Hands-on experience in scan insertion, JTAG, ATPG DRC, and coverage analysis
Proficiency in simulation debug with timing/SDF
Experience with LBIST and Mixed Signal Radar ICs is highly desirable
Ability to debug and root cause simulation failures
Must be proactive, collaborative, and detail-oriented, capable of exercising independent judgment
Strong interpersonal and communication skills (both oral and written)
Self-motivated and flexible
Skills
vlsi design,jtag,scan insertion,simulation debug,coverage analysis,timing analysis
Show more Show less
Key requirements include:
Hands-on experience in scan insertion, JTAG, ATPG DRC, and coverage analysis
Proficiency in simulation debug with timing/SDF
Experience with LBIST and Mixed Signal Radar ICs is highly desirable
Ability to debug and root cause simulation failures
Must be proactive, collaborative, and detail-oriented, capable of exercising independent judgment
Strong interpersonal and communication skills (both oral and written)
Self-motivated and flexible
Skills
vlsi design,jtag,scan insertion,simulation debug,coverage analysis,timing analysis
Show more Show less