U
Associate III - VLSI Analog Layout
Accepting applicationsUST · Bengaluru, Karnataka, India
Full-Time Mid_senior AnalogCadenceCalibreDDRMixed-Signal
Estimated market salary
₹17-27 LPA
This is a SiliconBoard market estimate, not an employer-posted salary.
Posted
4d ago
Category
Design
Experience
Mid_senior
Country
India
Role Description
Required Skills 4–8 years of hands-on experience in Analog, Mixed-Signal, and I/O Layout design. Strong experience with advanced TSMC and Samsung technology nodes (2nm, 3nm, and 5nm). Hands-on experience in the layout of one or more of the following: SerDes Transmitter (TX) Receiver (RX) LDO Bandgap Reference (BGR) Operational Amplifier (Op-Amp) ADC PLL HSIO GPIO DDR I/O Experience in custom layout methodologies, tools, and design flows. Strong knowledge of layout techniques, including device matching, common centroid, shielding, guard rings, EM/IR, and layout-dependent effects (LDE). Experience with physical verification including DRC, LVS, ERC, and PEX. Good understanding of semiconductor manufacturing processes and layout optimization techniques. Preferred Tools Cadence Virtuoso Layout Suite Calibre (DRC/LVS/PEX) Custom layout automation tools and verification flows Qualifications Bachelor's or Master's degree in Electronics, Electrical Engineering, VLSI, or a related discipline.
Skills
LDO, GPIO, PLL, Analog Mixed-Signal, Analog Layout, LVS, Signal Integrity, SerDes
Show more Show less
Required Skills 4–8 years of hands-on experience in Analog, Mixed-Signal, and I/O Layout design. Strong experience with advanced TSMC and Samsung technology nodes (2nm, 3nm, and 5nm). Hands-on experience in the layout of one or more of the following: SerDes Transmitter (TX) Receiver (RX) LDO Bandgap Reference (BGR) Operational Amplifier (Op-Amp) ADC PLL HSIO GPIO DDR I/O Experience in custom layout methodologies, tools, and design flows. Strong knowledge of layout techniques, including device matching, common centroid, shielding, guard rings, EM/IR, and layout-dependent effects (LDE). Experience with physical verification including DRC, LVS, ERC, and PEX. Good understanding of semiconductor manufacturing processes and layout optimization techniques. Preferred Tools Cadence Virtuoso Layout Suite Calibre (DRC/LVS/PEX) Custom layout automation tools and verification flows Qualifications Bachelor's or Master's degree in Electronics, Electrical Engineering, VLSI, or a related discipline.
Skills
LDO, GPIO, PLL, Analog Mixed-Signal, Analog Layout, LVS, Signal Integrity, SerDes
Show more Show less
Similar Jobs
D
Digital ASIC Implementation Engineer
Draper · Greater Boston
AW
AI SoC Modeling Engineer, Annapurna Labs Machine Learning Accelerators, AWS
Amazon Web Services (AWS) · Cupertino, CA
KI
Senior Hardware Design Engineer (Hybrid)
Kforce Inc · Tempe, AZ
AW
AI SoC Modeling Engineer, Annapurna Labs Machine Learning Accelerators, AWS
Amazon Web Services (AWS) · Austin, TX