U
Associate II - VLSI
Accepting applicationsUST · Hyderabad, Telangana, India
Full-Time Associate ARMASICEthernetI2CPCIe
Estimated market salary
₹17-27 LPA
This is a SiliconBoard market estimate, not an employer-posted salary.
Posted
3d ago
Category
Verification
Experience
Associate
Country
India
Role Description
JOB DUTIES: Participate in the functional verification of a block(s) of complex ASICs and/or IP cores. Be part of a team of design and verification engineers, working closely with other team members to understand and verify the functionality of a given design element within the context of the block, chip and overall system. Be responsible for carefully documenting and executing test plan(s) consisting of directed and constrained-random tests to be run during simulation. Be expected to adopt the evolving verification methodologies used in the industry to functionally verify increasingly more complex SoC designs within aggressive, market-driven schedules, and work within the existing verification infrastructure on currently active projects. Be familiar with hardware modeling and/or assertion-based verification methods.EXPERIENCE AND EDUCATION: 2-3 years of proven verification experience on large ASIC development projects experience in a hardware development setting;Strong background in SV/UVM, C, Regression management, SPI, I2C, UART, Ethernet, PCIe Protocol Knowledge, ARM Processor architecture knowledge in a Linux Environment;Strong debug skills and experience with debug tools such as VCS, Verdi;Proficient in Makefiles;Experience in Verilog/SystemVerilog/SystemC, preferred;Strong analytical skills and attention to detail;Excellent written and communication skills
Skills
vlsi design,regression management,asic,functional verification,ip cores,sv/uvm,spi,
Show more Show less
JOB DUTIES: Participate in the functional verification of a block(s) of complex ASICs and/or IP cores. Be part of a team of design and verification engineers, working closely with other team members to understand and verify the functionality of a given design element within the context of the block, chip and overall system. Be responsible for carefully documenting and executing test plan(s) consisting of directed and constrained-random tests to be run during simulation. Be expected to adopt the evolving verification methodologies used in the industry to functionally verify increasingly more complex SoC designs within aggressive, market-driven schedules, and work within the existing verification infrastructure on currently active projects. Be familiar with hardware modeling and/or assertion-based verification methods.EXPERIENCE AND EDUCATION: 2-3 years of proven verification experience on large ASIC development projects experience in a hardware development setting;Strong background in SV/UVM, C, Regression management, SPI, I2C, UART, Ethernet, PCIe Protocol Knowledge, ARM Processor architecture knowledge in a Linux Environment;Strong debug skills and experience with debug tools such as VCS, Verdi;Proficient in Makefiles;Experience in Verilog/SystemVerilog/SystemC, preferred;Strong analytical skills and attention to detail;Excellent written and communication skills
Skills
vlsi design,regression management,asic,functional verification,ip cores,sv/uvm,spi,
Show more Show less
Similar Jobs
G
Werkstudent*in für Silicon Validation
GlobalFoundries · Dresden, Germany, Europe
M
Digital Logic + Design Verification Graduate Co-Op Program (US - Fall 2026)
Marvell · Santa Clara, United States, North America
N
Software Engineer – Hardware Design Verification
NXP · Kanata
Q
CPU Post-Silicon Validation Engineer
Qualcomm · Santa Clara, CA