S
ASIC STA Engineer (BB60FT RM 4332)
Accepting applicationsSource-Right · Bengaluru, Karnataka, India
Full-Time Senior ASICDFTRTLSoC
Estimated market salary
₹20-36 LPA
This is a SiliconBoard market estimate, not an employer-posted salary.
Posted
1d ago
Category
Design
Experience
Senior
Country
India
Position: ASIC STA Engineer (BB60FT RM 4332)
Role : Looking for an experienced ASIC STA Engineer with strong hands-on expertise in pre/post-layout STA and timing closure.
Key Responsibilities
Perform STA, timing analysis, and timing closure for ASIC designs.
Develop and debug SDC constraints at block/top level.
Perform MMMC analysis in Functional & DFT modes.
Work on Setup/Hold, clock, timing exceptions, and PVT corners.
Use PrimeTime / Tempus for timing sign-off.
Support SDF generation, GLS, and ETM/timing model validation.
Work with RTL, Synthesis, Physical Design, DFT, and SoC teams.
Support tape-out and timing sign-off activities.
Must Have
6+ years of strong STA experience.
Strong pre-layout & post-layout STA experience.
Hands-on MMMC & timing closure.
Strong SDC/constraints development.
Experience with PrimeTime and/or Tempus.
Experience with multiple tape-outs.
Good understanding of Synthesis, DFT, LEC, Lint & CDC.
Show more Show less
Role : Looking for an experienced ASIC STA Engineer with strong hands-on expertise in pre/post-layout STA and timing closure.
Key Responsibilities
Perform STA, timing analysis, and timing closure for ASIC designs.
Develop and debug SDC constraints at block/top level.
Perform MMMC analysis in Functional & DFT modes.
Work on Setup/Hold, clock, timing exceptions, and PVT corners.
Use PrimeTime / Tempus for timing sign-off.
Support SDF generation, GLS, and ETM/timing model validation.
Work with RTL, Synthesis, Physical Design, DFT, and SoC teams.
Support tape-out and timing sign-off activities.
Must Have
6+ years of strong STA experience.
Strong pre-layout & post-layout STA experience.
Hands-on MMMC & timing closure.
Strong SDC/constraints development.
Experience with PrimeTime and/or Tempus.
Experience with multiple tape-outs.
Good understanding of Synthesis, DFT, LEC, Lint & CDC.
Show more Show less
Similar Jobs
KT
ASIC Digital Design Engineer
Keysight Technologies · Colorado Springs, CO
AD
Associate Digital Design Engineer
Analog Devices · Durham, NC
KT
ASIC Digital / DSP Design Engineer (Junior level)
Keysight Technologies · Colorado Springs, CO
B
ASIC Design Engineer (Video Silicon IP)- Multimedia Lab
ByteDance · San Jose, CA