E(

ASIC RTL Design Lead

Accepting applications

eInfochips (An Arrow Company) · Noida, Uttar Pradesh, India

Full-Time Mid_senior ASICRTLSoCSystemVerilogVerilog
Estimated market salary
₹7-12 LPA

This is a SiliconBoard market estimate, not an employer-posted salary.

Posted
2d ago
Category
Design
Experience
Mid_senior
Country
India
ASIC Design Lead (Senior & Mid-Level) | ASIC / SoC Development
Location: Noida, India
Experience: 8+ Years
Employment Type: Full-Time

About the Role
We are seeking highly motivated ASIC Design Leads to contribute to next-generation silicon development programs. In this role, you will work across architecture definition, RTL development, and implementation, enabling high-performance and power-efficient ASIC/SoC designs.
You will collaborate closely with architecture, verification, and physical design teams to deliver production-quality silicon from specification through tape-out.

Role 1: ASIC Design Lead (8+ Years Experience)
Responsibilities
Define and drive digital design architecture for complex SoC and ASIC subsystems
Translate micro-architecture specifications into scalable and high-quality RTL implementations
Refine functional requirements throughout the design lifecycle in collaboration with cross-functional teams
Implement low-power design methodologies aligned with system-level goals
Perform synthesis, timing closure, and design optimization
Drive design quality through CDC analysis, constraint development, and sign-off readiness
Partner with verification and physical design teams to ensure successful integration and tape-out
Minimum Qualifications
Bachelor’s or Master’s degree in Electrical Engineering, Electronics, or related discipline
8+ years of experience in digital ASIC/SoC design
Strong expertise in RTL design using SystemVerilog/Verilog
Hands-on experience in ASIC synthesis, timing analysis, and CDC methodologies
Working knowledge of P&R flows and low-power design using UPF
Deep understanding of end-to-end digital design and implementation flow
Preferred Qualifications
Experience owning complex IP or subsystem delivery
Exposure to advanced node designs and power optimization techniques
Strong debugging and design closure experience across multiple tape-outs

Why Join Us
Work on cutting-edge semiconductor technologies and complex silicon programs
Collaborate with globally distributed engineering teams
Opportunity to influence architecture and product innovation
Culture focused on technical excellence, ownership, and continuous learning

Show more Show less