ASIC/RTL Design Engineer II

Overview
TekWissen is a global workforce management provider headquartered in Ann Arbor, Michigan that offers strategic talent solutions to our clients world-wide.

Job Title: ASIC/RTL Design Engineer II
Duration: 12 Months
Location: San Jose, CA
Work Type: Onsite
Pay Rate: $ 60.00 -62.00/ Hr

Job Description
Job Duties:
The work will expose the designer to a number of IP including ARM cores, Ethernet, DDR, DMA, PCIE, SATA and Client s internal IP's.
Successful candidates will be responsible for leading, and participating in, the design of leading edge SoC?s in advanced digital CMOS processes.
Our RTL Design Engineers are expected contribute in all aspects of SoC design including: Chip definition, Architecture development and modeling, Development of micro-architectural specifications, Conversion of micro-architectural specifications to logic implementation, Verification, emulation, debug, synthesis, and timing closure, Interfacing with physical execution, software, and silicon bring-up teams.
Experience And Education
SoC Architecture; knowledge and hand-on experience from industry ASIC design flow including RTL coding, debugging/verification, and supporting synthesis and timing closure.
Working knowledge of ARM cores and other I/O standard interfaces.
An ideal candidate would also exhibit: Strong communication and documentation skills, Good organizational, time management and multitasking skills, Strong initiative and discipline to follow-through, Technical leadership.

TekWissen Group is an equal opportunity employer supporting workforce diversity.

Show more Show less