JV
ASIC Engineering Lead
Accepting applicationsJobs via Dice · United States
Full-Time Principal ASICRTLSystemVerilogaiate
Posted
3d ago
Category
Design
Experience
Principal
Country
United States
Dice is the leading career destination for tech experts at every stage of their careers. Our client, ClifyX, is seeking the following. Apply via Dice today!
Hello,
Greetings from Clifyx.
Position 3: ASIC Engineering Technical Leader
Lead the CDC/RDC (Clock Domain Crossing / Reset Domain Crossing)
methodology in silicon one chips
Design & implement robust and reusable RTL with CDC/RDC considerations
Spec comprehensive CDC/RDC check flows and work with CAD team to implement
Review and approve CDC/RDC constraints and waivers
Perform static glitch analysis
Improve design with prevention of static glitch harzad
Bachelor''s or Master''s degree on Electrical Engineering with at least 10 years of experience on
ASIC chip design
RTL development skills and experiences
Solid understanding on CDC/RDC concepts and relevant design implementation
Experience on maintaining CDC/RDC flow and signing-off constraints and waivers
Solid understanding on static glitch harzads and experience on the relevant analysis on
synthesis optimized gate netlists
Preferred Qualifications
Experiences on Static Timing Analysis
Experiences on VCS simulation SVA (SystemVerilog Assertions)
Thanks, Regards
Vishal Swami
Show more Show less
Hello,
Greetings from Clifyx.
Position 3: ASIC Engineering Technical Leader
Lead the CDC/RDC (Clock Domain Crossing / Reset Domain Crossing)
methodology in silicon one chips
Design & implement robust and reusable RTL with CDC/RDC considerations
Spec comprehensive CDC/RDC check flows and work with CAD team to implement
Review and approve CDC/RDC constraints and waivers
Perform static glitch analysis
Improve design with prevention of static glitch harzad
Bachelor''s or Master''s degree on Electrical Engineering with at least 10 years of experience on
ASIC chip design
RTL development skills and experiences
Solid understanding on CDC/RDC concepts and relevant design implementation
Experience on maintaining CDC/RDC flow and signing-off constraints and waivers
Solid understanding on static glitch harzads and experience on the relevant analysis on
synthesis optimized gate netlists
Preferred Qualifications
Experiences on Static Timing Analysis
Experiences on VCS simulation SVA (SystemVerilog Assertions)
Thanks, Regards
Vishal Swami
Show more Show less