SI
ASIC Digital Design Verification Engineer - 16906
Accepting applicationsSynopsys Inc · Sunnyvale, United States, North America
Full-Time Senior ASICDDRSOCSynopsysUVM
Posted
11 Apr
Category
Verification
Experience
Senior
Country
United States
We Are:
At Synopsys, we drive the innovations that shape the way we live and connect. Our technology is central to the Era of Pervasive Intelligence, from self-driving cars to learning machines. We lead in chip design, verification, and IP integration, empowering the creation of high-performance silicon chips and software content. Join us to transform the future through continuous technological innovation.
You Are:
You are an experienced verification engineer with strong skills in analog and mixed-signal design quality. You excel at testplan review, PHY verification strategy, and thrive in collaborative, diverse teams. Your background in firmware and PHY quality, plus your passion for coaching others, makes you ready to drive innovation and excellence at Synopsys.
What You’ll Be Doing:
Work with Synopsys' Verification and Validation team, collaborating with global experts to deliver top-tier Die-to-Die IP solutions.
Rewards and Benefits:
We offer a comprehensive range of health, wellness, and financial benefits. Your recruiter will share details during the hiring process.
At Synopsys, we drive the innovations that shape the way we live and connect. Our technology is central to the Era of Pervasive Intelligence, from self-driving cars to learning machines. We lead in chip design, verification, and IP integration, empowering the creation of high-performance silicon chips and software content. Join us to transform the future through continuous technological innovation.
You Are:
You are an experienced verification engineer with strong skills in analog and mixed-signal design quality. You excel at testplan review, PHY verification strategy, and thrive in collaborative, diverse teams. Your background in firmware and PHY quality, plus your passion for coaching others, makes you ready to drive innovation and excellence at Synopsys.
What You’ll Be Doing:
- Collaborate with global teams to define Die-to-Die IP design at PHY and controller levels.
- Develop and implement PHY verification strategies and test plans.
- Build UVM testbenches, monitors, and scoreboards.
- Achieve code coverage and ensure thoroughly verified designs.
- Work with lab/system teams for silicon bring-up and debug.
- Coach and enable the global Verification team.
- Enhance reliability and performance of Synopsys’ products.
- Drive innovation in verification methodologies.
- Deliver high-quality PHY components to customers.
- Foster a collaborative and high-performing team.
- Support continuous improvement of verification processes.
- System Verilog/Verilog and UVM expertise.
- Experience with DDR/HBM or Die-to-Die interfaces.
- IP/SOC verification flow and tools knowledge.
- Scripting and Linux/Unix skills.
- Strong communication and leadership abilities.
- Detail-oriented, collaborative, and adaptable.
- Strong communicator and team coach.
Work with Synopsys' Verification and Validation team, collaborating with global experts to deliver top-tier Die-to-Die IP solutions.
Rewards and Benefits:
We offer a comprehensive range of health, wellness, and financial benefits. Your recruiter will share details during the hiring process.
Similar Jobs
M
Senior Staff Engineer - Design Verification- SerDes/ PHY/AMS / Mixed‑Signal
Marvell · Bangalore, India, Asia
M
Senior Principal Engineer Verification
Marvell · Hyderabad, India, Asia
M
Principal Engineer - Design Verification
Marvell · Hyderabad, India, Asia
M
Design Verification Senior Staff Engineer
Marvell · Hyderabad, India, Asia