VE
ASIC Design Engineer
Accepting applicationsVerex Engineering LLC · San Francisco, CA
Full-Time Entry ASICCadenceMentorRTLSynopsys
Posted
19h ago
Category
Design
Experience
Entry
Country
United States
Company Description Verex Engineering LLC is a multi-cloud solutions and engineering company with deep expertise in healthcare and modern cloud environments. The team works across leading platforms such as AWS, Microsoft Azure, and Google Cloud to help organizations manage applications, data, and security in a cohesive way. Verex delivers end-to-end services spanning consultation, architecture, deployment, migration, and ongoing operations for complex cloud projects. By following industry best practices and using advanced tools, the company focuses on seamless integration, strong security, and regulatory compliance. Verex aims to create clear business advantages by enabling clients to work faster, smarter, and stay ahead of future technology needs.
Role Description The ASIC Design Engineer is a full-time, on-site role based in San Francisco, CA. This role involves developing and implementing ASIC designs from concept through tape-out, including defining architecture, writing and optimizing RTL, and collaborating on logic and physical design. The engineer will work closely with cross-functional teams to run simulations, perform formal verification, and support design reviews to ensure functional correctness and performance targets. Day-to-day tasks include debugging design issues, refining design specifications, coordinating with verification and physical design teams, and documenting design methodologies and results. The role also includes participation in project planning, continuous improvement of design flows, and alignment with multi-cloud and engineering best practices used within Verex.
Qualifications
Candidates should possess strong Logic Design and ASIC architecture skills.
Candidates should possess solid RTL Design and RTL Coding skills using industry-standard HDLs (e.g., Verilog/SystemVerilog).
Candidates should possess experience in Physical Design concepts, including synthesis, placement, and timing closure.
Candidates should possess proficiency in Formal Verification and functional verification methodologies.
Relevant experience with EDA tools (e.g., Synopsys, Cadence, Mentor) and ASIC design flows.
Bachelor’s or Master’s degree in Electrical Engineering, Computer Engineering, or a related field.
Strong analytical, problem-solving, and debugging abilities, with attention to detail and quality.
Effective communication skills and ability to collaborate within cross-disciplinary engineering teams.
Familiarity with multi-cloud or data-center hardware environments is a plus.
Show more Show less
Role Description The ASIC Design Engineer is a full-time, on-site role based in San Francisco, CA. This role involves developing and implementing ASIC designs from concept through tape-out, including defining architecture, writing and optimizing RTL, and collaborating on logic and physical design. The engineer will work closely with cross-functional teams to run simulations, perform formal verification, and support design reviews to ensure functional correctness and performance targets. Day-to-day tasks include debugging design issues, refining design specifications, coordinating with verification and physical design teams, and documenting design methodologies and results. The role also includes participation in project planning, continuous improvement of design flows, and alignment with multi-cloud and engineering best practices used within Verex.
Qualifications
Candidates should possess strong Logic Design and ASIC architecture skills.
Candidates should possess solid RTL Design and RTL Coding skills using industry-standard HDLs (e.g., Verilog/SystemVerilog).
Candidates should possess experience in Physical Design concepts, including synthesis, placement, and timing closure.
Candidates should possess proficiency in Formal Verification and functional verification methodologies.
Relevant experience with EDA tools (e.g., Synopsys, Cadence, Mentor) and ASIC design flows.
Bachelor’s or Master’s degree in Electrical Engineering, Computer Engineering, or a related field.
Strong analytical, problem-solving, and debugging abilities, with attention to detail and quality.
Effective communication skills and ability to collaborate within cross-disciplinary engineering teams.
Familiarity with multi-cloud or data-center hardware environments is a plus.
Show more Show less