SI
Analog Mixed-Signal Layout Manager
Accepting applicationsSynopsys Inc · Noida, Uttar Pradesh, India
Full-Time Mid_senior AIAnalogMentorMixed-SignalSerDes
Estimated market salary
₹22-40 LPA
This is a SiliconBoard market estimate, not an employer-posted salary.
Posted
4d ago
Category
Design
Experience
Mid_senior
Country
India
We Are
Synopsys is the leader in engineering solutions from silicon to systems, enabling customers to rapidly innovate AI-powered products. We deliver industry-leading silicon design, IP, simulation and analysis solutions, and design services. We partner closely with our customers across a wide range of industries to maximize their R&D capability and productivity, powering innovation today that ignites the ingenuity of tomorrow.
You Are
We’re looking for someone who brings deep expertise in analog and mixed-signal layout, along with the leadership to improve execution at scale through AI-enabled productivity, automation, and methodology innovation.
At Synopsys, you will work on SerDes analog layout in advanced nodes, lead execution across complex programs, and help modernize how layout engineering gets done.
What You'll Be Doing
Lead delivery of SerDes analog layout programs in advanced process nodes, owning execution quality, schedule predictability, and technical risk management
Drive layout methodology improvements across floorplanning, matching, shielding, ESD integration, and physical verification workflows
Collaborate regularly with design engineers, ESD teams, reliability engineers, CAD teams, and program managers to align layout execution with design intent and program milestones
Deploy automation, scripting, dashboards, and AI-assisted workflows to reduce manual effort, improve consistency, and scale engineering productivity
Mentor layout engineers on advanced techniques, design tradeoffs, and execution rigor, raising the technical bar across the team
Influence cross-functional decisions on layout planning, resource allocation, tool adoption, and process improvements
Depending on level, manage a team of layout engineers or serve as a principal technical authority driving methodology and best practices across multiple programs
The Impact You Will Have
Deliver high-speed analog layouts that meet performance, reliability, and manufacturability requirements in advanced nodes
Reduce layout cycle time and rework through better automation, clearer handoffs, and smarter use of verification tools and AI-enabled workflows
Strengthen cross-team collaboration so design, layout, ESD, and CAD work as one integrated execution engine, not siloed functions
Build reusable layout methodologies and automation frameworks that scale across programs and geographies
Elevate engineering capability through mentorship, technical leadership, and clear execution standards that make the team stronger over time
Contribute to successful tapeouts of industry-leading SerDes IP that powers next-generation semiconductor products
What You'll Need
Bachelor's or Master's degree in Electrical Engineering, Electronics, or a related field
12+ years experience in analog or custom layout for high-speed analog and mixed-signal designs
Deep expertise in layout implementation and related methodology in advanced process nodes
Proven track record working across design, layout, ESD, CAD, and program teams to deliver complex layouts on schedule
Experience improving engineering productivity through automation, methodology enhancement, dashboards, or workflow optimization
This role requires experience in leading teams, planning execution, mentoring engineers, owning delivery outcomes , technical leadership, deep problem-solving ability, and cross-team methodology influence; experience or strong interest in applying AI and automation to layout workflows is a plus
The Team You'll Be Part Of
Your recruiter will share more about the team structure and mission during the interview process.
Rewards and Benefits
We offer a comprehensive range of health, wellness, and financial benefits to cater to your needs. Our total rewards include both monetary and non-monetary offerings. Your recruiter will provide more details about the salary range and benefits during the hiring process
Show more Show less
Synopsys is the leader in engineering solutions from silicon to systems, enabling customers to rapidly innovate AI-powered products. We deliver industry-leading silicon design, IP, simulation and analysis solutions, and design services. We partner closely with our customers across a wide range of industries to maximize their R&D capability and productivity, powering innovation today that ignites the ingenuity of tomorrow.
You Are
We’re looking for someone who brings deep expertise in analog and mixed-signal layout, along with the leadership to improve execution at scale through AI-enabled productivity, automation, and methodology innovation.
At Synopsys, you will work on SerDes analog layout in advanced nodes, lead execution across complex programs, and help modernize how layout engineering gets done.
What You'll Be Doing
Lead delivery of SerDes analog layout programs in advanced process nodes, owning execution quality, schedule predictability, and technical risk management
Drive layout methodology improvements across floorplanning, matching, shielding, ESD integration, and physical verification workflows
Collaborate regularly with design engineers, ESD teams, reliability engineers, CAD teams, and program managers to align layout execution with design intent and program milestones
Deploy automation, scripting, dashboards, and AI-assisted workflows to reduce manual effort, improve consistency, and scale engineering productivity
Mentor layout engineers on advanced techniques, design tradeoffs, and execution rigor, raising the technical bar across the team
Influence cross-functional decisions on layout planning, resource allocation, tool adoption, and process improvements
Depending on level, manage a team of layout engineers or serve as a principal technical authority driving methodology and best practices across multiple programs
The Impact You Will Have
Deliver high-speed analog layouts that meet performance, reliability, and manufacturability requirements in advanced nodes
Reduce layout cycle time and rework through better automation, clearer handoffs, and smarter use of verification tools and AI-enabled workflows
Strengthen cross-team collaboration so design, layout, ESD, and CAD work as one integrated execution engine, not siloed functions
Build reusable layout methodologies and automation frameworks that scale across programs and geographies
Elevate engineering capability through mentorship, technical leadership, and clear execution standards that make the team stronger over time
Contribute to successful tapeouts of industry-leading SerDes IP that powers next-generation semiconductor products
What You'll Need
Bachelor's or Master's degree in Electrical Engineering, Electronics, or a related field
12+ years experience in analog or custom layout for high-speed analog and mixed-signal designs
Deep expertise in layout implementation and related methodology in advanced process nodes
Proven track record working across design, layout, ESD, CAD, and program teams to deliver complex layouts on schedule
Experience improving engineering productivity through automation, methodology enhancement, dashboards, or workflow optimization
This role requires experience in leading teams, planning execution, mentoring engineers, owning delivery outcomes , technical leadership, deep problem-solving ability, and cross-team methodology influence; experience or strong interest in applying AI and automation to layout workflows is a plus
The Team You'll Be Part Of
Your recruiter will share more about the team structure and mission during the interview process.
Rewards and Benefits
We offer a comprehensive range of health, wellness, and financial benefits to cater to your needs. Our total rewards include both monetary and non-monetary offerings. Your recruiter will provide more details about the salary range and benefits during the hiring process
Show more Show less
Similar Jobs
D
Digital ASIC Implementation Engineer
Draper · Greater Boston
AW
AI SoC Modeling Engineer, Annapurna Labs Machine Learning Accelerators, AWS
Amazon Web Services (AWS) · Cupertino, CA
KI
Senior Hardware Design Engineer (Hybrid)
Kforce Inc · Tempe, AZ
AW
AI SoC Modeling Engineer, Annapurna Labs Machine Learning Accelerators, AWS
Amazon Web Services (AWS) · Austin, TX