PC
Analog Layout
Accepting applicationsPeople Consultancy Services (PCS) · Hyderabad, Telangana, India
Full-Time Mid_senior AnalogCMOSCadenceFinFETMentor
Posted
8 Jul
Category
Design
Experience
Mid_senior
Country
India
Analog/Mixed Signal Layout Design
Hyderabad
Note: Immediate joiner
4+ years of experience
Strong experience in Analog/Mixed Signal Layout design on advanced FinFET nodes (16nm to 3nm)
.Expertise in complete P&R flow, CTS, routing, and timing closure
.Hands-on experience with analog/mixed-signal IPs such as PLL, ADC, DAC, LDO, Bandgap, SERDES, PHY, HDMI, and related blocks
.Good knowledge of CMOS/Bi-CMOS/SOI/FinFET technologies and AMS IP integration
.Strong understanding of DRC, LVS, ERC, Antenna, LPE, and DFM verification checks
.Proficient in Cadence Virtuoso XL and Mentor EDA tools
.Excellent leadership, problem-solving, and communication skills
.
Show more Show less
Hyderabad
Note: Immediate joiner
4+ years of experience
Strong experience in Analog/Mixed Signal Layout design on advanced FinFET nodes (16nm to 3nm)
.Expertise in complete P&R flow, CTS, routing, and timing closure
.Hands-on experience with analog/mixed-signal IPs such as PLL, ADC, DAC, LDO, Bandgap, SERDES, PHY, HDMI, and related blocks
.Good knowledge of CMOS/Bi-CMOS/SOI/FinFET technologies and AMS IP integration
.Strong understanding of DRC, LVS, ERC, Antenna, LPE, and DFM verification checks
.Proficient in Cadence Virtuoso XL and Mentor EDA tools
.Excellent leadership, problem-solving, and communication skills
.
Show more Show less
Similar Jobs
M
Sr Design Verification Engineer, DRAM
Micron · Boise, United States, North America
N
ASIC Physical Design Engineer (RDSS Intern)
NVIDIA · Hsinchu, Taiwan, Asia
N
ASIC Physical Design Intern - 2027
NVIDIA · Hsinchu, Taiwan, Asia
N
ASIC Engineering Intern, Networking Chip Design - 2027
NVIDIA · Shanghai, China, Asia